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This paper describes a new procedure for analyze oscillatory 
transient, based in the Spectral Kurtosis (SK). It gives the kur-
tosis of each frequency component, and they are related to 
the amplitude evolution. With all this any frequency which 
amplitude keeps constant or suddenly change will be identi-
fied. This second case is the oscillatory transient, in which a 
specific frequency appears. SK detects and characterizes that 
frequency univoquely. 
On the left graph is shown the defect introduced and on the 
right graph the SK result.
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This paper describes architecture of the Multi-Tap-Delay-Line 
(MTDL) time-interval measurement module of high resolution 
implemented in single FPGA device. A new architecture of 
the measurement module enables to collect of sixteen time-
stamps during single measuring cycle. It means that meas-
ured time-interval can be precisely interpolated from collec-
tion of the sixteen time-stamps after each measuring cycle. 
Such architecture of the measurement module leads straight 
to increase of resolution, to limit total duration time of the 
measurements and to decrease of duty cycle of the measure-
ment instrument. 
The idea of multiple TDLs measurement
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